


# ADC and Single Tone Vivado BD Breakdown




AXI Controls for the ST. two channels, all outputs, 32b output


```

23 module INTERLEAVE(
24     input CLK,
25     input [31:0] CH1,
26     input [31:0] CH2,
27     output [31:0] DATA_out
28 );
29
30     assign DATA_out = CLK ? {CH1} : {CH2};
31 endmodule
32

```



FPGA\_CLK 250MHz



Component Name: ST\_0/CH\_AB

Configuration Options: Phase Generator and SIN COS LUT

**System Requirements**

System Clock (MHz): 62.5 [0.01 - 1000.0]

Number of Channels: 1

Mode Of Operation: Standard

Frequency per Channel (Fs): 62.5 MHz

Parameter Selection: Hardware Parameters

Noise Shaping: None

**Hardware Parameters**

Phase Width: 32 [3 - 48]

Output Width: 16 [3 - 16]

Component Name: ST\_0/CH\_AB

Configuration Implementation Detailed Implementation Phase Ang

**Phase Increment Programmability**

☐ Fixed ☒ Programmable ☐ Streaming

☐ Resync

**Phase Offset Programmability**

☐ None ☐ Fixed ☒ Programmable ☐ Streaming

**Output**

**Output Selection**

☐ Sine ☐ Cosine ☒ Sine and Cosine

**Polarity**

☐ Negative Sine ☐ Negative Cosine

Amplitude Mode: Full Range

**Implementation Options**

Memory Type: Auto

Optimization Goal: Auto

DSPs Use: Minimal

☐ Has Phase Out

Component Name: ST\_0/CH\_AB

Configuration Implementation Detailed Implementation Phase Angle

**AXI Channel Options**

DATA Has TLAST: Not Required ☐ Output TREADY

**USER Options**

Input: Not Required

DATA Output: Not Required

PHASE Output: Not Required

User Field Width: 1 [1 - 256]

Output Form: Twos Complement

Synchronization Mode: On Vector

**Latency Options**

**Latency Configuration**

☒ Auto ☐ Configurable

Latency: 8


**Control Signals**

☐ ACLKEN ☐ ARESETn (active low)

ARESETn must be asserted for a minimum of 2 cycles

DATA INPUTS TO ADC.  
SHARED WITH MT  
PROFILE\_ADDR AND  
AM\_onoff AND WILL  
NOT WORK IN  
PARALLEL.  
ADC\_DATA BITS ARE  
SCATTERED IN ALL  
BANKS SO THEY ARE  
DEVIDED HERE AS  
WELL

ADC\_DATA\_B35\_clk\_p[3:0]  
ADC\_DATA\_B35\_clk\_n[3:0]  
  
ADC\_DATA\_B34\_clk\_p[3:0]  
ADC\_DATA\_B34\_clk\_n[3:0]  
  
ADC\_DATA\_B13\_clk\_p[5:0]  
ADC\_DATA\_B13\_clk\_n[5:0]



ADC OUPUTS IN DDR,  
CH1 RISING\_EDGE  
CH2 FALLING\_EDGE